Abs(rQct--Slmulation of a multilevel Inverter for hip,h powrr appllcnllons employing a I'WM unll)olar symmetrical regular �amJlled technique based 011 n single cnrrler llIultllevel mod ulation strategy Is presented In this pnper. The eq uatiolls related to this technique nrc uscd to design the gate slgnnl generator blocks using Matlab's Simulink. These blocks generate the gate Signals for each of the multilevel inverter power devices and can later be com l lilcd and downloaded to a dSPACE DSP controller board for real time digital Imillemcntation. The gate signal generator blocks arc tested for various values of modulation index. The results of the simulation study nrc shown In the form of the PWM waveforms of the multilevel Inverter modules as well as the gate signals for its power devIces for comparison purposes.
I. INTRODUCTION
T HE multilevel inverter topology has gained increasing attention in recent years particularly in applications involving high voltage and power. This is mostly due to the limitations of the conventional two-level output inverters in handling high power conversion. The main feature of a multilevel inverter is its ability to reduce the voltage stress on each power device due to the utilization of multiple levels' on the DC bus. This is especially important when a high DC side voltage is imposed by an application. There are several types of multilevel inverters but the one considered in this work is the modular structured multilevel inverter (MSMI).
Works that are based on the extension of the carrier-based subharmonic natural PWM strategy in traditional two-level output inverters to the multilevel inverters have been reported in literatures. In this case, the idea is to use several triangular carrier signals with only one modulating signal. 
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As can be seen from Fig. I , each module of the MSMI has the same structure where by it is represented by a single phase full-bridge inverter. This simple modular structure not only allows practically unlimited number of levels for the MSMI by stacking up the modules but also facilitates ils packaging.
The operation of the MSMI can be easily understood where by the output phase voltage is equal to the summntio\t of the output voltage of the respective modules that are connected in series. The number of modules (M) which is equal to the number of DC sources required depends on the number of levels (N) of the MSML It is usually assumed tha t N is odd as this would give an integer valued M which would simplify further analysis. As an example, for an output voltage consisting of five levels which include +2Voc, +Voc. 0, -Voc and -2Voc, the number of modules needed is 2. The following equa tion gives the relationship between Nand M. k is the number of intersections of the carrier signal.
Tc is the period of the carrier signal.
Till is the period of the sampled modulation signals.'
Ac is the amplitude of the carrier signal.
Alii is the amplitude of the sampled modulation signals. Bm is the cross-point at Y-axis.
Be is the cross-point at X-axis.
Based on (I) and (2) the design of the g ate signal generator blocks using Matlab's Simulink is developed. In this case, the deJ>ign is limited to a fixed frequency modulation ratio (mf) of20, while the modulation index For the same value of k, the subsystem of the Simulink block as shown in Fig. 2 , can be manipulated to generate the first half cycle of the PWM waveforms. Table 2 shows the relationships between the timings for '(. cycle, 'I, cycle, % cycle and one complete cycle of the PWM waveforms. A"" timings of LOGIe 1.
B "" timings of LOGIC O.
The pulsewidths obtained from the Simulink block of Fig.   2 become the input to the second Simulink block whose subsystem is shown in Fig. 3 developed to generate LOGIC I and LOGIC O. Using the signal generator block from Simulink's Library, suitable modifications are made to fulfill the simulation objective. The duty cycles of the pulsewidths obtained from the Simulink block of Fig. 2 are calculated.
The valueofthe start_lime in Fig. 2 is then compared with the value of clock in Fig. 3 . The comparison will produce LOGIC I and LOGIC O. Fig. 4 shows the overall simulation blocks used in the simulation study, in this case for mi=O.4 and mf=20, consisting of the gate signal generator and the MSMI. are at the MSMI operating frequency of 50 Hz compared to the gate signal for S21 which is at a higher switching frequency. .. ' : fml: ·············· liJ ,.
IV. SIMULA nON RESULTS
: . . :. 1
."" 
